Survey on High speed folding and interpolation ADC in CMOS technology
نویسنده
چکیده
Folding and interpolation ADC has been shown to be an important means of digitization of high BW signals at intermediate resolution. The objective of this paper is to design and identify the performance of the ADC. Flash ADC is one of the faster ways to convert any analog signal to a digital signal. It uses folding and interpolating techniques allow each comparator of the ADC to be reused several times over the full scale input range. In addition interpolating technique can reduce the number of folding circuit required in a folding ADC hence further improve the performance of the ADC in term of capacitive loading and power consumption . Keyword:Flash ADC, Folding and interpolation, comparator , Folding amplifier.
منابع مشابه
A 12 bit 76MS/s SAR ADC with a Capacitor Merged Technique in 0.18µm CMOS Technology
A new high-resolution and high-speed fully differential Successive Approximation Register (SAR) Analog to Digital Converter (ADC) based on Capacitor Merged Technique is presented in this paper. The main purposes of the proposed idea are to achieve high-resolution and high-speed SAR ADC simultaneously as well. It is noteworthy that, exerting the suggested method the total capacitance and the rat...
متن کاملReducing the Power Consumption in Flash ADC Using 65nm CMOS Technology
Today, given the extensive use of convertors in industry, reducing the power consumed by these convertors is of great importance. This study presents a new method to reduce consumption power in Flash ADC in 65nm CMOS technology. The simulation results indicate a considerable decrease in power consumption, using the proposed method. The simulations used a frequency of 1 GHZ, resulting in decreas...
متن کاملReducing the Consumption Power in Flash ADC Using 65nm CMOS Technology
This paper presents a new method to reduce consumption power in flash ADC in 65nm CMOS technology. This method indicates a considerable reduction in consumption power, by removing comparators memories. The simulations used a frequency of 1 GHZ, resulting in decreased consumption power by approximately 90% for different processing corners. In addition, in this paper the proposed method was desig...
متن کاملDesign Issues for Low Voltage, High Speed Folding and Interpolating A/d Converters
In this paper are discussed design issues for a folding and interpolating A/D converter (ADC) in 0.35 μm CMOS technology. A new averaging technique is used for reducing the DNL and INL errors. The goal is a speed of 100MS/s and a resolution of 10 bits with a supply voltage of 2.5V or less.
متن کاملA CMOS 8 bit , 400 Msamples / s , 125 Mhz bandwidth ADC for Gigabit Ethernet and other Embedded Applications
A 8bit high speed A/D converter for applications in fast Ethernet local area network has been designed in 0.25u CMOS, 3.3V technology. The project is more of an attempt to understand and figure out principal design challenges for such a fast A/D converter for Gigabit Ethernet applications. Important concepts like folding, interpolating for reducing the power and area, averaging technique for im...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2014